I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A 2T P-Channel Logic Flash Cell for Reconfigurable Intercon..:
, In:
2024 IEEE International Symposium on Circuits and Systems (ISCAS)
,
Li, Weizeng
;
Wang, Linfang
;
Li, Zhi
... - p. 1-4 , 2024
Link:
https://doi.org/10.1109/ISCAS58744.2024.10558443
RT T1 <cTitle>2024 IEEE International Symposium on Circuits and Systems (ISCAS)</cTitle>: T1 <Title>A 2T P-Channel Logic Flash Cell for Reconfigurable Interconnection in Chiplet-Based Computing-In-Memory Accelerators</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10558443&Exemplar=1&LAN=DE A1 Li, Weizeng A1 Wang, Linfang A1 Li, Zhi A1 Ye, Wang A1 Zhou, Zhidao A1 Zhou, Haiyang A1 Gao, Hanghang A1 Yue, Jinshan A1 Hu, Hongyang A1 Liu, Fengman A1 Luo, Qing A1 Dou, Chunmeng YR 2024 SN 2158-1525 K1 Circuits and systems K1 Circuit simulation K1 Integrated circuit interconnections K1 In-memory computing K1 Common Information Model (computing) K1 Silicon K1 Logic K1 flash memory K1 logic flash K1 chiplet K1 computing-in-memory K1 reconfigurable interconnection SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/ISCAS58744.2024.10558443 DO https://doi.org/10.1109/ISCAS58744.2024.10558443 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
