I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Design of a 32-bit Datapath for a Reduced Instruction Set C..:
, In:
2024 16th International Conference on Computer and Automation Engineering (ICCAE)
,
Lazaro, Jose B.
;
Pabiania, Maribelle D.
;
Bitangcor, Lewmorc James S.
... - p. 88-92 , 2024
Link:
https://doi.org/10.1109/ICCAE59995.2024.10569847
RT T1 <cTitle>2024 16th International Conference on Computer and Automation Engineering (ICCAE)</cTitle>: T1 <Title>Design of a 32-bit Datapath for a Reduced Instruction Set Computers (RISC) Implementation using the DE0-nano FPGA</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10569847&Exemplar=1&LAN=DE A1 Lazaro, Jose B. A1 Pabiania, Maribelle D. A1 Bitangcor, Lewmorc James S. A1 De Torres, John Carlo Benedict A1 Dumapit, Joseph Marxlen A. A1 Mapote, Jayvee N. YR 2024 SN 2154-4360 K1 Reduced instruction set computing K1 Accuracy K1 Codes K1 Process control K1 Programmable logic arrays K1 Registers K1 Logic K1 reduced instruction set computer (RISC) K1 datapath K1 Application Specific-FPGA K1 data processing K1 Cyclone-IV K1 DE0-nano SP 88 OP 92 LK http://dx.doi.org/https://doi.org/10.1109/ICCAE59995.2024.10569847 DO https://doi.org/10.1109/ICCAE59995.2024.10569847 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
