I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Design and Implementation of Efficient Block Cipher:
, In:
2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS)
,
Srivaishnavi, Korkonda
;
Sowmya, Gorigapudi
;
Laxmikanth, P
.. - p. 1-5 , 2024
Link:
https://doi.org/10.1109/ICITEICS61368.2024.10625542
RT T1 <cTitle>2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS)</cTitle>: T1 <Title>Design and Implementation of Efficient Block Cipher</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10625542&Exemplar=1&LAN=DE A1 Srivaishnavi, Korkonda A1 Sowmya, Gorigapudi A1 Laxmikanth, P A1 Kumar, Manchalla O V P A1 Mannem, Kiran YR 2024 K1 Measurement K1 Ciphers K1 Electric potential K1 Hardware K1 Encryption K1 Security K1 Resource management K1 Block cipher K1 S-box K1 P-box K1 Verilog K1 Xilinx Vivado K1 FPGA SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/ICITEICS61368.2024.10625542 DO https://doi.org/10.1109/ICITEICS61368.2024.10625542 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
