I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Designing Message-Dependent Deadlock Free Networks on Chips..:
, In:
2006 IFIP International Conference on Very Large Scale Integration
,
Murali, Srinivasan
;
Meloni, Paolo
;
Angiolini, Federico
... - p. None , 2006
Link:
https://doi.org/10.1109/VLSISOC.2006.313226
RT T1 <cTitle>2006 IFIP International Conference on Very Large Scale Integration</cTitle>: T1 <Title>Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-4107622&Exemplar=1&LAN=DE A1 Murali, Srinivasan A1 Meloni, Paolo A1 Angiolini, Federico A1 Atienza, David A1 Carta, Salvatore A1 Benini, Luca A1 De Micheli, Giovanni A1 Raffo, Luigi YR 2006 SN 2324-8432 SN 2324-8440 K1 System recovery K1 Network-on-a-chip K1 System-on-a-chip K1 Master-slave K1 Design methodology K1 Network topology K1 Large scale integration K1 Computer crashes K1 Routing K1 Energy consumption K1 Networks on Chips K1 Systems on Chips K1 Message-dependent deadlocks K1 routing-dependent dead-locks K1 topology K1 synthesis SP None LK http://dx.doi.org/https://doi.org/10.1109/VLSISOC.2006.313226 DO https://doi.org/10.1109/VLSISOC.2006.313226 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
