I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A novel reconfigurable hardware architecture for IP address..:
, In:
2005 Symposium on Architectures for Networking and Communications Systems (ANCS)
,
Fadishei, Hamid
;
Zamani, Morteza Saheb
;
Sabaei, Masoud
- p. None , 2005
Link:
https://doi.org/10.1145/1095890.1095903
RT T1 <cTitle>2005 Symposium on Architectures for Networking and Communications Systems (ANCS)</cTitle>: T1 <Title>A novel reconfigurable hardware architecture for IP address lookup</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-4675268&Exemplar=1&LAN=DE A1 Fadishei, Hamid A1 Zamani, Morteza Saheb A1 Sabaei, Masoud YR 2005 K1 Hardware K1 Internet K1 Routing K1 Computer architecture K1 Algorithm design and analysis K1 Field programmable gate arrays K1 Application specific integrated circuits K1 IP networks K1 Permission K1 Costs K1 IP address lookup K1 application specific integrated circuit (ASIC) K1 field-programmable gate array (FPGA) K1 hashing K1 longest prefix matching K1 reconfigurable hardware SP None LK http://dx.doi.org/https://doi.org/10.1145/1095890.1095903 DO https://doi.org/10.1145/1095890.1095903 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
