I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
FPGA Implementation of the Bilinear Interpolation Algorithm..:
, In:
2009 International Conference on Electrical, Communications, and Computers
,
Fuentes, Ivan Olaf Hernandez
;
Bravo-Zanoguera, Miguel Enrique
;
Yanez, Guillermo Galaviz
- p. None , 2009
Link:
https://doi.org/10.1109/CONIELECOMP.2009.47
RT T1
2009 International Conference on Electrical, Communications, and Computers
: T1
FPGA Implementation of the Bilinear Interpolation Algorithm for Image Demosaicking
UL https://suche.suub.uni-bremen.de/peid=ieee-5163883&Exemplar=1&LAN=DE A1 Fuentes, Ivan Olaf Hernandez A1 Bravo-Zanoguera, Miguel Enrique A1 Yanez, Guillermo Galaviz YR 2009 K1 Field programmable gate arrays K1 Interpolation K1 Organizing K1 Power engineering and energy K1 Application software K1 Robots K1 Power electronics K1 Signal processing K1 Process control K1 Communication system control K1 Bilinear Interpolation K1 FPGA K1 Pipelined processing SP None LK http://dx.doi.org/https://doi.org/10.1109/CONIELECOMP.2009.47 DO https://doi.org/10.1109/CONIELECOMP.2009.47 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)