I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
An implementation of scoreboarding mechanism for ARM-based ..:
, In:
ASIC, 2003. Proceedings. 5th International Conference on
,
Chang-Yong Heo, Chang-Yong Heo
;
Kyu-Baik Choi, Kyu-Baik Choi
;
In-Pyo Hong, In-Pyo Hong
. - p. None , 2003
Link:
https://doi.org/10.1109/ICASIC.2003.1277581
RT T1
ASIC, 2003. Proceedings. 5th International Conference on
: T1
An implementation of scoreboarding mechanism for ARM-based SMT processor
UL https://suche.suub.uni-bremen.de/peid=ieee-5733768&Exemplar=1&LAN=DE A1 Chang-Yong Heo, Chang-Yong Heo A1 Kyu-Baik Choi, Kyu-Baik Choi A1 In-Pyo Hong, In-Pyo Hong A1 Yong-Surk Lee, Yong-Surk Lee YR 2003 SN 1523-553X K1 finite state machines K1 instruction sets K1 multi-threading K1 ARM based SMT processor K1 SMT architecture K1 SMT scoreboarding mechanism K1 TLP K1 in-order-completion technique K1 in-order-issue technique K1 issue mechanism K1 multiple threads K1 probability K1 processor throughput K1 register renaming K1 reorder buffer K1 scoreboard array K1 single threaded conventional processor K1 thread level parallelism SP None LK http://dx.doi.org/https://doi.org/10.1109/ICASIC.2003.1277581 DO https://doi.org/10.1109/ICASIC.2003.1277581 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)