I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Circuit technologies for an embedded 3.3 V 2 Mb low power S..:
, In:
ASIC, 2003. Proceedings. 5th International Conference on
,
Liyang Pan, Liyang Pan
;
Zhigang Duan, Zhigang Duan
;
Dong Wu, Dong Wu
.. - p. None , 2003
Link:
https://doi.org/10.1109/ICASIC.2003.1277590
RT T1
ASIC, 2003. Proceedings. 5th International Conference on
: T1
Circuit technologies for an embedded 3.3 V 2 Mb low power SIBE flash memory
UL https://suche.suub.uni-bremen.de/peid=ieee-5733777&Exemplar=1&LAN=DE A1 Liyang Pan, Liyang Pan A1 Zhigang Duan, Zhigang Duan A1 Dong Wu, Dong Wu A1 Jun Zhu, Jun Zhu A1 Ying Zeng, Ying Zeng YR 2003 SN 1523-553X K1 NOR circuits K1 decoding K1 flash memories K1 integrated circuit technology K1 2 Mbyte K1 3.3 V K1 8 V K1 DINOR memory array architecture K1 SIBE flash memory K1 circuit technologies K1 divided bit line NOR memory array architecture K1 embedded flash memory K1 negative logic level circuit K1 negative voltage switch K1 row decoder K1 sector decoder K1 source induced band-to-band hot electron injection SP None LK http://dx.doi.org/https://doi.org/10.1109/ICASIC.2003.1277590 DO https://doi.org/10.1109/ICASIC.2003.1277590 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)