I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Design of high performance CMOS linear readout integrated c..:
, In:
ASIC, 2003. Proceedings. 5th International Conference on
,
Gao Jun, Gao Jun
;
Lu Wengao, Lu Wengao
;
Liu Jing, Liu Jing
... - p. None , 2003
Link:
https://doi.org/10.1109/ICASIC.2003.1277622
RT T1
ASIC, 2003. Proceedings. 5th International Conference on
: T1
Design of high performance CMOS linear readout integrated circuit
UL https://suche.suub.uni-bremen.de/peid=ieee-5733809&Exemplar=1&LAN=DE A1 Gao Jun, Gao Jun A1 Lu Wengao, Lu Wengao A1 Liu Jing, Liu Jing A1 Cui Wentao, Cui Wentao A1 Tang Ju, Tang Ju A1 Chen Zhongjian, Chen Zhongjian A1 Ji Lijiu, Ji Lijiu YR 2003 SN 1523-553X K1 CMOS analogue integrated circuits K1 integrated circuit design K1 integrated circuit metallisation K1 readout electronics K1 1.2 micron K1 CMOS linear readout integrated circuit K1 DED K1 DPDM CMOS technology K1 ROIC K1 S/N ratio K1 TDI K1 adjustable integration time K1 bad columns K1 defective element deselection K1 double poly double metal CMOS technology K1 electrical test K1 power consumption K1 probability K1 signal-to-noise ratio K1 time delay integration SP None LK http://dx.doi.org/https://doi.org/10.1109/ICASIC.2003.1277622 DO https://doi.org/10.1109/ICASIC.2003.1277622 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)