I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Space-time AER protocol receiver asynchronously controlled ..:
, In:
2014 11th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)
,
Cisneros, Susana Ortega
;
Raygoza Panduro, Juan Jose
;
Tonali Aranda Breton, Daniel
. - p. 1-7 , 2014
Link:
https://doi.org/10.1109/ICEEE.2014.6978277
RT T1 <cTitle>2014 11th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)</cTitle>: T1 <Title>Space-time AER protocol receiver asynchronously controlled on FPGA</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-6978277&Exemplar=1&LAN=DE A1 Cisneros, Susana Ortega A1 Raygoza Panduro, Juan Jose A1 Tonali Aranda Breton, Daniel A1 Reyes Baron, Jose Roberto YR 2014 K1 Receivers K1 Delays K1 Field programmable gate arrays K1 Random access memory K1 Voltage control K1 Clocks K1 Protocols K1 AER K1 reception K1 reconfigurable K1 FPGA SP 1 OP 7 LK http://dx.doi.org/https://doi.org/10.1109/ICEEE.2014.6978277 DO https://doi.org/10.1109/ICEEE.2014.6978277 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
