I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A simple and accurate FPGA-based synchronizing method for p..:
, In:
2016 IEEE 16th International Conference on Environment and Electrical Engineering (EEEIC)
,
Quiros-Olozabal, Angel
;
Cifredo-Chacon, Maria-Angeles
;
Gonzalez de la Rosa, Juan Jose
. - p. 1-5 , 2016
Link:
https://doi.org/10.1109/EEEIC.2016.7555458
RT T1 <cTitle>2016 IEEE 16th International Conference on Environment and Electrical Engineering (EEEIC)</cTitle>: T1 <Title>A simple and accurate FPGA-based synchronizing method for power-line signal acquisition</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-7555458&Exemplar=1&LAN=DE A1 Quiros-Olozabal, Angel A1 Cifredo-Chacon, Maria-Angeles A1 Gonzalez de la Rosa, Juan Jose A1 Sierra-Fernandez, Jose Maria YR 2016 K1 Frequency synchronization K1 Standards K1 Clocks K1 Harmonic analysis K1 Field programmable gate arrays K1 Time-frequency analysis K1 Power-line signal acquisition K1 FPGA SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/EEEIC.2016.7555458 DO https://doi.org/10.1109/EEEIC.2016.7555458 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
