I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A 1.2 pJ/cycle KHz Timer Circuit for Heavily Duty-Cycled Sy..:
, In:
2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)
,
Manikandan, R.R.
;
Singhal, Vipul
;
Chauhan, Rajat
.. - p. 171-176 , 2018
Link:
https://doi.org/10.1109/VLSID.2018.57
RT T1
2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)
: T1
A 1.2 pJ/cycle KHz Timer Circuit for Heavily Duty-Cycled Systems
UL https://suche.suub.uni-bremen.de/peid=ieee-8326920&Exemplar=1&LAN=DE A1 Manikandan, R.R. A1 Singhal, Vipul A1 Chauhan, Rajat A1 Menezes, Vinod A1 Mehendale, Mahesh YR 2018 SN 2380-6923 K1 Oscillators K1 Delays K1 Current measurement K1 Voltage measurement K1 Transistors K1 Low-power electronics K1 Ultra low power K1 relaxation K1 subthreshold K1 dutycycle K1 ring oscillator K1 non-overlap K1 short circuit current K1 timing SP 171 OP 176 LK http://dx.doi.org/https://doi.org/10.1109/VLSID.2018.57 DO https://doi.org/10.1109/VLSID.2018.57 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)