I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Early Testable Addressable Logic (ETAL) Test Structure: Sho..:
, In:
2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)
,
Ahsan, Ishtiaq
;
Khan, Shahrukh
;
Winkler, Joerg
... - p. 1-4 , 2019
Link:
https://doi.org/10.1109/ASMC.2019.8791769
RT T1
2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)
: T1
Early Testable Addressable Logic (ETAL) Test Structure: Showcasing the use of an Alternate Logic Yield Learning Test Structure for Technology Development
UL https://suche.suub.uni-bremen.de/peid=ieee-8791769&Exemplar=1&LAN=DE A1 Ahsan, Ishtiaq A1 Khan, Shahrukh A1 Winkler, Joerg A1 Sekar, Kannan A1 Bawaskar, Neerja A1 Crown, Steve A1 Zhang, Kan A1 O'tool, Martin A1 Lin, Teng-Yin A1 Lagus, Mark A1 Sohn, D.K. A1 Greenslit, Daniel A1 Evans, Bill A1 Laaksonen, Toni A1 Gordon, Tarl A1 Song, Zhigang A1 Liu, Yandong A1 Masnik, John A1 Barth, Frank YR 2019 SN 2376-6697 K1 Logic testing K1 Failure analysis K1 Random access memory K1 Correlation K1 Metals K1 Arrays K1 Software K1 Yield Learning K1 Logic Yield K1 Defect K1 Test-Structure K1 Functional yield SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/ASMC.2019.8791769 DO https://doi.org/10.1109/ASMC.2019.8791769 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)