I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Fpga-In-Loop Simulation of an improved Converter Firing Con..:
, In:
2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT)
,
Nasika, Dhanunjayudu
;
Yuvaraju, A.
;
Reddy, Vishnuvardhan K.
. - p. 1-8 , 2019
Link:
https://doi.org/10.1109/ICECCT.2019.8869048
RT T1
2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT)
: T1
Fpga-In-Loop Simulation of an improved Converter Firing Control for LCC HVDC and Validation Using Real Time Digital Simulator(HIL)
UL https://suche.suub.uni-bremen.de/peid=ieee-8869048&Exemplar=1&LAN=DE A1 Nasika, Dhanunjayudu A1 Yuvaraju, A. A1 Reddy, Vishnuvardhan K. A1 Jithin Sundar, S.V.N. YR 2019 K1 Firing K1 Phase locked loops K1 Valves K1 HVDC transmission K1 Voltage control K1 Hardware design languages K1 Voltage-controlled oscillators K1 Converter Firing Control (CFC) K1 Phase Locked Loop (PLL) K1 Low Pass Filter (LPF) K1 MATLAB HDL Verifier K1 High Voltage Direct Current Transmission (HVDC) K1 Field Programmable Gate Array (FPGA) K1 Real Time Operating Systems (RTOS) K1 and Line commutated Converter (LCC) K1 Real Time digital simulator (RTDS) K1 Matlab HDL coder Commutation Voltage (Vcom) K1 Synchronization Voltage (Vsync) FIL (FPGA In The Loop) HIL (Hardware In Loop) SP 1 OP 8 LK http://dx.doi.org/https://doi.org/10.1109/ICECCT.2019.8869048 DO https://doi.org/10.1109/ICECCT.2019.8869048 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)