I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Neural Element of Parallel-Stream Type with Preliminary For..:
, In:
2019 XIth International Scientific and Practical Conference on Electronics and Information Technologies (ELIT)
,
Tsmots, Ivan
;
Rabyk, Vasyl
;
Skorokhoda, Oleksa
. - p. 154-158 , 2019
Link:
https://doi.org/10.1109/ELIT.2019.8892334
RT T1 <cTitle>2019 XIth International Scientific and Practical Conference on Electronics and Information Technologies (ELIT)</cTitle>: T1 <Title>Neural Element of Parallel-Stream Type with Preliminary Formation of Group Partial Products</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-8892334&Exemplar=1&LAN=DE A1 Tsmots, Ivan A1 Rabyk, Vasyl A1 Skorokhoda, Oleksa A1 Teslyuk, Taras YR 2019 K1 Adders K1 Registers K1 Clocks K1 Neural networks K1 Hardware K1 Field programmable gate arrays K1 Data models K1 neural element of parallel-stream type K1 group partial products K1 partial result K1 conveyor stage K1 FPGA SP 154 OP 158 LK http://dx.doi.org/https://doi.org/10.1109/ELIT.2019.8892334 DO https://doi.org/10.1109/ELIT.2019.8892334 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
