I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Hardware and Software Solutions to Increase the Reliability..:
, In:
2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)
,
Stempkovsky, Alexander
;
Telpukhov, Dmitry V.
;
Solovyev, Roman A.
.. - p. 1860-1863 , 2020
Link:
https://doi.org/10.1109/EIConRus49466.2020.9039489
RT T1 <cTitle>2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)</cTitle>: T1 <Title>Hardware and Software Solutions to Increase the Reliability of Combinational Logic in the FPGA Basis</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9039489&Exemplar=1&LAN=DE A1 Stempkovsky, Alexander A1 Telpukhov, Dmitry V. A1 Solovyev, Roman A. A1 Rukhlov, Vladimir S. A1 Mikhmel, Artem S. YR 2020 SN 2376-6565 K1 combinational logic K1 field-programmable gate array (FPGA) K1 programmable logic integrated circuits K1 a lookup table(LUT) K1 logical synthesis K1 increased fault tolerance K1 computer-aided design(CAD) K1 error injection K1 short-term single failures K1 very large scale integration (VLSI) SP 1860 OP 1863 LK http://dx.doi.org/https://doi.org/10.1109/EIConRus49466.2020.9039489 DO https://doi.org/10.1109/EIConRus49466.2020.9039489 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
