I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Automatically Generated Nonlinear Analog Circuit Models Enc..:
, In:
2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
,
Rechmal-Lesse, Malgorzata
;
Koroa, Gerald Alexander
;
Gunawan Adhisantoso, Yeremia
. - p. 1-4 , 2020
Link:
https://doi.org/10.1109/DDECS50862.2020.9095655
RT T1 <cTitle>2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)</cTitle>: T1 <Title>Automatically Generated Nonlinear Analog Circuit Models Enclosing Variations with Intervals and Affine Forms for Reachability Analysis</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9095655&Exemplar=1&LAN=DE A1 Rechmal-Lesse, Malgorzata A1 Koroa, Gerald Alexander A1 Gunawan Adhisantoso, Yeremia A1 Olbrich, Markus YR 2020 SN 2473-2117 K1 Integrated circuit modeling K1 Mathematical model K1 Reachability analysis K1 Analytical models K1 Numerical models K1 Computational modeling K1 Runtime K1 nonlinear analog circuit K1 piecewise linear model K1 formal verification K1 reachability analysis K1 parameter variations K1 modeling errors SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/DDECS50862.2020.9095655 DO https://doi.org/10.1109/DDECS50862.2020.9095655 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
