I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
STA for Mixed Cyclic, Acyclic Circuits:
, In:
2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
,
Simoglou, Stavros
;
Sotiriou, Christos
;
Valiantzas, Dimitris
. - p. 392-397 , 2020
Link:
https://doi.org/10.1109/ISVLSI49217.2020.00078
RT T1
2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
: T1
STA for Mixed Cyclic, Acyclic Circuits
UL https://suche.suub.uni-bremen.de/peid=ieee-9154991&Exemplar=1&LAN=DE A1 Simoglou, Stavros A1 Sotiriou, Christos A1 Valiantzas, Dimitris A1 Sketopoulos, Nikolaos YR 2020 SN 2159-3477 K1 Logic gates K1 Integrated circuit modeling K1 Computational modeling K1 Libraries K1 Delays K1 SPICE K1 EDA K1 Cyclic K1 Asynchronous SP 392 OP 397 LK http://dx.doi.org/https://doi.org/10.1109/ISVLSI49217.2020.00078 DO https://doi.org/10.1109/ISVLSI49217.2020.00078 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)