I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Sub Threshold Conduction and the Possible Approach Towards ..:
, In:
2020 12th International Conference on Computational Intelligence and Communication Networks (CICN)
,
Yogesh
;
Hazra, Purnima
;
Sharma, Vijay Kumar
- p. 497-500 , 2020
Link:
https://doi.org/10.1109/CICN49253.2020.9242595
RT T1 <cTitle>2020 12th International Conference on Computational Intelligence and Communication Networks (CICN)</cTitle>: T1 <Title>Sub Threshold Conduction and the Possible Approach Towards Low Power Design using Bootstrapping Technique: A Prototype Design</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9242595&Exemplar=1&LAN=DE A1 Yogesh A1 Hazra, Purnima A1 Sharma, Vijay Kumar YR 2020 SN 2472-7555 K1 Prototypes K1 Very large scale integration K1 CMOS technology K1 Inverters K1 Power dissipation K1 Delays K1 Leakage currents K1 Bootstrapping technique K1 Sub-threshold conduction K1 Power reduction K1 Circuit Design K1 Silvaco. EDA tool K1 Delay and Power Dissipation Calculations SP 497 OP 500 LK http://dx.doi.org/https://doi.org/10.1109/CICN49253.2020.9242595 DO https://doi.org/10.1109/CICN49253.2020.9242595 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
