I agree that this site is using cookies. You can find further informations here.
X
Merkliste 
 1 Ergebnisse 
 
1

A Design of 16-bit High Speed DAC with Segmented R2R Load:

, In: 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT),
Liu, Jun ; Ma, Dan ; Wan, Xianjie.. - p. 1-3 , 2020
Link: https://doi.org/10.1109/ICSICT49897.2020.9278243