I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A High-speed Low-cost CNN Inference Accelerator for Depthwi..:
, In:
2020 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)
,
Lin, Yingcheng
;
Li, Rui
;
He, Wei
... - p. 63-64 , 2020
Link:
https://doi.org/10.1109/ICTA50426.2020.9332057
RT T1 <cTitle>2020 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)</cTitle>: T1 <Title>A High-speed Low-cost CNN Inference Accelerator for Depthwise Separable Convolution</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9332057&Exemplar=1&LAN=DE A1 Lin, Yingcheng A1 Li, Rui A1 He, Wei A1 Zho, Xichuan A1 He, Junxian A1 Li, Ping A1 Jiang, Ying A1 Liu, Liyuan A1 Wu, Nanjian A1 Shi, Cong YR 2020 K1 Convolution K1 Prototypes K1 Parallel processing K1 Hardware K1 Convolutional neural networks K1 Integrated circuit modeling K1 Field programmable gate arrays K1 convolutional neural network K1 depthwise separable K1 VLSI design K1 hardware accelerator SP 63 OP 64 LK http://dx.doi.org/https://doi.org/10.1109/ICTA50426.2020.9332057 DO https://doi.org/10.1109/ICTA50426.2020.9332057 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
