I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A 0.8V 875 MS/s 7b low-power SAR ADC for ADC-Based Wireline..:
, In:
2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)
,
Cordova, David
;
Cops, Wim
;
Deval, Yann
... - p. 52-57 , 2020
Link:
https://doi.org/10.1109/VLSI-SOC46417.2020.9344084
RT T1
2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC)
: T1
A 0.8V 875 MS/s 7b low-power SAR ADC for ADC-Based Wireline Receivers in 22nm FDSOI
UL https://suche.suub.uni-bremen.de/peid=ieee-9344084&Exemplar=1&LAN=DE A1 Cordova, David A1 Cops, Wim A1 Deval, Yann A1 Rivet, Francois A1 Lapuyade, Herve A1 Nodenot, Nicolas A1 Piccin, Yohan YR 2020 SN 2324-8440 K1 Capacitors K1 Silicon-on-insulator K1 Receivers K1 Very large scale integration K1 Registers K1 Calibration K1 Analog-digital conversion K1 Analog-to-digital conversion K1 analog-to-digital converter (ADC) K1 low power K1 single channel K1 successive approximation register (SAR) SP 52 OP 57 LK http://dx.doi.org/https://doi.org/10.1109/VLSI-SOC46417.2020.9344084 DO https://doi.org/10.1109/VLSI-SOC46417.2020.9344084 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)