I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A Script-Based Cycle-True Verification Framework to Speed-U..:
, In:
2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)
,
Zulberti, Luca
;
Nannipieri, Pietro
;
Fanucci, Luca
- p. 1-6 , 2021
Link:
https://doi.org/10.1109/DTIS53253.2021.9505139
RT T1 <cTitle>2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)</cTitle>: T1 <Title>A Script-Based Cycle-True Verification Framework to Speed-Up Hardware and Software Co-Design of System-on-Chip exploiting RISC-V Architecture</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9505139&Exemplar=1&LAN=DE A1 Zulberti, Luca A1 Nannipieri, Pietro A1 Fanucci, Luca YR 2021 K1 Software design K1 Program processors K1 Computer architecture K1 Tools K1 Very large scale integration K1 Hardware K1 Reproducibility of results K1 Automated workflow K1 co-design framework K1 cycle-accurate simulation K1 design productivity K1 heterogenous systems K1 risc-v K1 system-on-chip K1 verification SP 1 OP 6 LK http://dx.doi.org/https://doi.org/10.1109/DTIS53253.2021.9505139 DO https://doi.org/10.1109/DTIS53253.2021.9505139 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
