I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
An Asynchronous Zero-Crossing-Based Incremental Delta-Sigma..:
, In:
2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)
,
Lai, Yen-Po
;
Chang, Hao-Hsuan
;
Lee, Tai-Cheng
- p. 1-4 , 2022
Link:
https://doi.org/10.1109/VLSI-DAT54769.2022.9768072
RT T1
2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)
: T1
An Asynchronous Zero-Crossing-Based Incremental Delta-Sigma Converter
UL https://suche.suub.uni-bremen.de/peid=ieee-9768072&Exemplar=1&LAN=DE A1 Lai, Yen-Po A1 Chang, Hao-Hsuan A1 Lee, Tai-Cheng YR 2022 SN 2472-9124 K1 Sigma-delta modulation K1 Design automation K1 Modulation K1 Prototypes K1 Very large scale integration K1 CMOS technology K1 Clocks K1 Incremental delta-sigma data converter K1 delta-sigma modulator K1 asynchronous K1 zero-crossing-based circuits K1 low power K1 high resolution SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/VLSI-DAT54769.2022.9768072 DO https://doi.org/10.1109/VLSI-DAT54769.2022.9768072 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)