I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Nearly Ideal Subthreshold Swing and Delay Reduction of Stac..:
, In:
2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
,
Tsai, Chung-En
;
Cheng, Chun-Yi
;
Huang, Bo-Wei
... - p. 401-402 , 2022
Link:
https://doi.org/10.1109/VLSITechnologyandCir46769.2022..
RT T1 <cTitle>2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)</cTitle>: T1 <Title>Nearly Ideal Subthreshold Swing and Delay Reduction of Stacked Nanosheets Using Ultrathin Bodies</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9830357&Exemplar=1&LAN=DE A1 Tsai, Chung-En A1 Cheng, Chun-Yi A1 Huang, Bo-Wei A1 Lin, Hsin-Cheng A1 Chou, Tao A1 Tu, Chien-Te A1 Liu, Yi-Chun A1 Jan, Sun-Rong A1 Chen, Yu-Rui A1 Hsieh, Wan-Hsuan A1 Chiu, Kung-Ying A1 Chueh, Shee-Jier A1 Liu, C. W. YR 2022 SN 2158-9682 K1 Degradation K1 X-ray scattering K1 Doping K1 Logic gates K1 Very large scale integration K1 Delays K1 Floors SP 401 OP 402 LK http://dx.doi.org/https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830357 DO https://doi.org/10.1109/VLSITechnologyandCir46769.2022.9830357 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
