I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A New Dynamic Logic Circuit Design with Low Leakage Power:
, In:
2022 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)
,
Abrar, Fahim
;
Kabir, Md. Maharaj
;
Rashidul Islam, Md.
... - p. 1-4 , 2022
Link:
https://doi.org/10.1109/CONECCT55679.2022.9865847
RT T1
2022 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)
: T1
A New Dynamic Logic Circuit Design with Low Leakage Power
UL https://suche.suub.uni-bremen.de/peid=ieee-9865847&Exemplar=1&LAN=DE A1 Abrar, Fahim A1 Kabir, Md. Maharaj A1 Rashidul Islam, Md. A1 Ahmed Himu, Sheik Erfan A1 Bin Kashem, Faisal A1 Mitra, Sourav A1 Ferdous, Md. Wahid A1 Rahman Saium, Hasan YR 2022 SN 2766-2101 K1 Partial discharges K1 Logic circuits K1 Computational modeling K1 Stacking K1 Logic gates K1 Very large scale integration K1 Threshold voltage K1 Leakage power K1 evaluation phase K1 delay elements K1 dynamic logic K1 pull-down network K1 stacking effect circuitry SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/CONECCT55679.2022.9865847 DO https://doi.org/10.1109/CONECCT55679.2022.9865847 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)