I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
M3FPU: Multiformat Matrix Multiplication FPU Architectures ..:
, In:
2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)
,
Jeon, Won
;
Cho, Yong Cheol Peter
;
Kim, Hyun Mi
... - p. 150-153 , 2022
Link:
https://doi.org/10.1109/AICAS54282.2022.9869984
RT T1 <cTitle>2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)</cTitle>: T1 <Title>M3FPU: Multiformat Matrix Multiplication FPU Architectures for Neural Network Computations</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9869984&Exemplar=1&LAN=DE A1 Jeon, Won A1 Cho, Yong Cheol Peter A1 Kim, Hyun Mi A1 Kim, Hyeji A1 Chung, Jaehoon A1 Kim, Juyeob A1 Lee, Miyoung A1 Lyuh, Chun-Gi A1 Han, Jinho A1 Kwon, Youngsu YR 2022 K1 Circuits and systems K1 Scalability K1 Neural networks K1 Merging K1 Computer architecture K1 Learning (artificial intelligence) K1 Parallel processing K1 floating-point unit K1 multiformat arithmetic K1 matrix multiplication K1 machine learning SP 150 OP 153 LK http://dx.doi.org/https://doi.org/10.1109/AICAS54282.2022.9869984 DO https://doi.org/10.1109/AICAS54282.2022.9869984 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
