I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Selective Harmonic Elimination using MFO for a Reduced Swit..:
, In:
2022 IEEE Symposium on Industrial Electronics & Applications (ISIEA)
,
Haruna Shanono, Ibrahim
;
Rul Hasma Abdullah, Nor
;
Daniyal, Hamdan
. - p. 1-6 , 2022
Link:
https://doi.org/10.1109/ISIEA54517.2022.9873761
RT T1
2022 IEEE Symposium on Industrial Electronics & Applications (ISIEA)
: T1
Selective Harmonic Elimination using MFO for a Reduced Switch Multi-level Inverter topology
UL https://suche.suub.uni-bremen.de/peid=ieee-9873761&Exemplar=1&LAN=DE A1 Haruna Shanono, Ibrahim A1 Rul Hasma Abdullah, Nor A1 Daniyal, Hamdan A1 Muhammad, Aisha YR 2022 SN 2472-7660 K1 Total harmonic distortion K1 Software algorithms K1 Switching loss K1 Switches K1 Harmonic analysis K1 Mathematical models K1 Software K1 Moth Flame Optimization K1 Total Harmonic Distortion K1 Selective Harmonic Elimination K1 Multi-level Converter Topology K1 Hardware-In-Loop testing SP 1 OP 6 LK http://dx.doi.org/https://doi.org/10.1109/ISIEA54517.2022.9873761 DO https://doi.org/10.1109/ISIEA54517.2022.9873761 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)