I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
High-Channel Count FPGA-based Single-Phase Shift-Clock Fast..:
, In:
2021 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC)
,
Lusardi, N.
;
Salgaro, S.
;
Costa, A.
... - p. 1-4 , 2021
Link:
https://doi.org/10.1109/NSS/MIC44867.2021.9875493
RT T1 <cTitle>2021 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC)</cTitle>: T1 <Title>High-Channel Count FPGA-based Single-Phase Shift-Clock Fast-Counter Time-to-Digital Converter</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9875493&Exemplar=1&LAN=DE A1 Lusardi, N. A1 Salgaro, S. A1 Costa, A. A1 Corna, N. A1 Garzetti, G. A1 Ronconi, E. A1 Geraci, A. YR 2021 SN 2577-0829 K1 Nuclear electronics K1 Atmospheric measurements K1 Detectors K1 Logic gates K1 Particle measurements K1 Time measurement K1 Velocity measurement K1 Time-to-Digital Converter (TDC) K1 Shift-Clock Fast-Counter (SCFC) K1 Tapped Delay-Line (TDL) K1 Phase-Locked Loop (PLL) K1 Nutt-Interpolation K1 Field-Programmable Gate Array (FPGA) K1 System-on-Chip (SoC) SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/NSS/MIC44867.2021.9875493 DO https://doi.org/10.1109/NSS/MIC44867.2021.9875493 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
