I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Circuit Design Flow dedicated to 3D vertical nanowire FET:
, In:
2022 IEEE Latin American Electron Devices Conference (LAEDC)
,
Maneux, Cristell
;
Mukherjee, Chhandak
;
Deng, Marina
... - p. 1-4 , 2022
Link:
https://doi.org/10.1109/LAEDC54796.2022.9908233
RT T1 <cTitle>2022 IEEE Latin American Electron Devices Conference (LAEDC)</cTitle>: T1 <Title>Circuit Design Flow dedicated to 3D vertical nanowire FET</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9908233&Exemplar=1&LAN=DE A1 Maneux, Cristell A1 Mukherjee, Chhandak A1 Deng, Marina A1 Wesling, Bruno Neckel A1 Reveil, Lucas A1 Stanojevic, Zlatan A1 Baumgartner, Oskar A1 Larrieu, Guilhem A1 O'Connor, Ian A1 Poittevin, Arnaud YR 2022 K1 Solid modeling K1 Three-dimensional displays K1 Logic circuits K1 Field effect transistors K1 Logic gates K1 Nanoscale devices K1 Circuit synthesis K1 Compact modelling K1 DC characterization K1 parasitics extraction K1 EM simulation K1 VNWFET K1 3D logic circuit simulation SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/LAEDC54796.2022.9908233 DO https://doi.org/10.1109/LAEDC54796.2022.9908233 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
