I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Experimental verification and benchmark of in-memory princi..:
, In:
2022 IEEE International Symposium on Circuits and Systems (ISCAS)
,
Mannocci, Piergiulio
;
Baroni, Andrea
;
Melacarne, Enrico
... - p. 326-330 , 2022
Link:
https://doi.org/10.1109/ISCAS48785.2022.9937653
RT T1 <cTitle>2022 IEEE International Symposium on Circuits and Systems (ISCAS)</cTitle>: T1 <Title>Experimental verification and benchmark of in-memory principal component analysis by crosspoint arrays of resistive switching memory</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9937653&Exemplar=1&LAN=DE A1 Mannocci, Piergiulio A1 Baroni, Andrea A1 Melacarne, Enrico A1 Zambelli, Cristian A1 Olivo, Piero A1 Perez, Eduardo A1 Wenger, Christian A1 Ielmini, Daniele YR 2022 SN 2158-1525 K1 Semiconductor device modeling K1 Machine learning algorithms K1 Switches K1 Computer architecture K1 Parallel processing K1 In-memory computing K1 Energy efficiency K1 resistive random access memory K1 hardware accelerator K1 principal component analysis SP 326 OP 330 LK http://dx.doi.org/https://doi.org/10.1109/ISCAS48785.2022.9937653 DO https://doi.org/10.1109/ISCAS48785.2022.9937653 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
