I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Generation of Formal CPU Profiles for Embedded Systems:
, In:
2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)
,
Sorensen, Stian Gerlach
;
Bartsch, Christian
;
Stoffel, Dominik
. - p. 1-6 , 2022
Link:
https://doi.org/10.1109/VLSI-SoC54400.2022.9939572
RT T1
2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)
: T1
Generation of Formal CPU Profiles for Embedded Systems
UL https://suche.suub.uni-bremen.de/peid=ieee-9939572&Exemplar=1&LAN=DE A1 Sorensen, Stian Gerlach A1 Bartsch, Christian A1 Stoffel, Dominik A1 Kunz, Wolfgang YR 2022 SN 2324-8440 K1 Program processors K1 Embedded systems K1 Scalability K1 Switches K1 Very large scale integration K1 Controllability K1 Software systems K1 EDA K1 formal verification K1 embedded systems K1 HW profiling K1 low-power design K1 IoT K1 low-level SW SP 1 OP 6 LK http://dx.doi.org/https://doi.org/10.1109/VLSI-SoC54400.2022.9939572 DO https://doi.org/10.1109/VLSI-SoC54400.2022.9939572 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)