I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
SPTA: A Scalable Parallel ILP-Based Track Assignment Algori..:
, In:
2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)
,
Jing, Yidan
;
Yang, Liliang
;
Zhuang, Zhen
... - p. 1-6 , 2022
Link:
https://doi.org/10.1109/VLSI-SoC54400.2022.9939624
RT T1
2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC)
: T1
SPTA: A Scalable Parallel ILP-Based Track Assignment Algorithm with Two-Stage Partition
UL https://suche.suub.uni-bremen.de/peid=ieee-9939624&Exemplar=1&LAN=DE A1 Jing, Yidan A1 Yang, Liliang A1 Zhuang, Zhen A1 Liu, Genggeng A1 Huang, Xing A1 Liu, Wen-Hao A1 Wang, Ting-Chi YR 2022 SN 2324-8440 K1 Runtime K1 Wires K1 Estimation K1 Very large scale integration K1 Parallel processing K1 Integer linear programming K1 Routing K1 integer linear programming K1 track assignment K1 very large scale integration K1 routability K1 parallelism SP 1 OP 6 LK http://dx.doi.org/https://doi.org/10.1109/VLSI-SoC54400.2022.9939624 DO https://doi.org/10.1109/VLSI-SoC54400.2022.9939624 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)