I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A self-sustaining Single Photon Avalanche Diode Model:
, In:
ESSDERC 2022 - IEEE 52nd European Solid-State Device Research Conference (ESSDERC)
,
Rink, S.
;
Quenette, V.
;
Manouvrier, J.R.
... - p. 281-284 , 2022
Link:
https://doi.org/10.1109/ESSDERC55479.2022.9947120
RT T1 <cTitle>ESSDERC 2022 - IEEE 52nd European Solid-State Device Research Conference (ESSDERC)</cTitle>: T1 <Title>A self-sustaining Single Photon Avalanche Diode Model</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9947120&Exemplar=1&LAN=DE A1 Rink, S. A1 Quenette, V. A1 Manouvrier, J.R. A1 Juge, A. A1 Gouget, G. A1 Rideau, D. A1 Bianchi, R.A. A1 Golanski, D. A1 Mamdy, B. A1 Kammerer, J.B. A1 Uhring, W. A1 Lallement, C. A1 Pellegrini, S. A1 Agnew, M. A1 Rae, B. YR 2022 K1 Timing jitter K1 Solid modeling K1 Simulation K1 Predictive models K1 Impact ionization K1 Silicon K1 Semiconductor process modeling K1 SPAD K1 Verilog A K1 compact modelling K1 impact ionization K1 loop architecture K1 avalanche K1 breakdown K1 imager K1 CMOS SP 281 OP 284 LK http://dx.doi.org/https://doi.org/10.1109/ESSDERC55479.2022.9947120 DO https://doi.org/10.1109/ESSDERC55479.2022.9947120 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
