I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A Reference Current Source with Cascaded Nagata Current Mir..:
, In:
2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)
,
Feng, Tianrui
;
Tanimoto, Hiroshi
;
Kamio, Takafumi
... - p. 1-3 , 2022
Link:
https://doi.org/10.1109/ICSICT55466.2022.9963380
RT T1
2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)
: T1
A Reference Current Source with Cascaded Nagata Current Mirrors Insensitive to Supply Voltage and Temperature
UL https://suche.suub.uni-bremen.de/peid=ieee-9963380&Exemplar=1&LAN=DE A1 Feng, Tianrui A1 Tanimoto, Hiroshi A1 Kamio, Takafumi A1 Yamamoto, Souma A1 Hosono, Takashi A1 Katayama, Shogo A1 Ootomo, Kakeru A1 Kuwana, Anna A1 Kobayashi, Haruo YR 2022 K1 Semiconductor device modeling K1 Integrated circuit technology K1 Temperature distribution K1 Current mirrors K1 Simulation K1 Voltage K1 Logic gates K1 peaking current mirror K1 reference current source K1 temperature insensitivity K1 supply voltage insensitivity SP 1 OP 3 LK http://dx.doi.org/https://doi.org/10.1109/ICSICT55466.2022.9963380 DO https://doi.org/10.1109/ICSICT55466.2022.9963380 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)