I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Implementation of 8-Channel Pulse Width Modulation with AXI..:
, In:
2022 19th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)
,
Luna-Rodriguez, L. A.
;
Rodriguez-Navarrete, F. J.
;
Ortega-Cisneros, S.
... - p. 1-5 , 2022
Link:
https://doi.org/10.1109/CCE56709.2022.9975965
RT T1 <cTitle>2022 19th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE)</cTitle>: T1 <Title>Implementation of 8-Channel Pulse Width Modulation with AXI4-Lite Interface</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-9975965&Exemplar=1&LAN=DE A1 Luna-Rodriguez, L. A. A1 Rodriguez-Navarrete, F. J. A1 Ortega-Cisneros, S. A1 Rivera-Acosta, Miguel A1 Rivera-Dominguez, J. A1 Raygoza-Panduro, J. J. YR 2022 SN 2642-3766 K1 Protocols K1 Simulation K1 Pulse width modulation K1 Electrical engineering computing K1 Registers K1 Power systems K1 Hardware design languages K1 PWM K1 HDL K1 Handshake K1 Verilog K1 AXI K1 FPGA K1 Verification SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/CCE56709.2022.9975965 DO https://doi.org/10.1109/CCE56709.2022.9975965 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
